## **CLAIMS**

I claim:

 (Currently Amended) A method of monitoring and controlling instruction dependency for microprocessors, the method comprising:

fetching an instruction at a thread control element;

comparing one or more source operand identifications of the instruction at the thread control element to one or more temporary register identifications, wherein each of the one or more temporary register identifications is stored in a temporary register identification pipeline storage location of a set of one or more temporary register identification pipeline storage locations [[s]]; [[and]]

verifying whether any of the one or more source operand identifications at the thread control element matches any of the one or more temporary register identifications[[.]]; and

in response to a match of the source operand identification and the temporary register identification, prohibiting the instruction held in the corresponding thread control element from executing in that clock cycle, wherein the match corresponds to instruction dependency.

2. (Currently Amended) The method of Claim 1, wherein none of the one or more source operand identifications <u>in the thread control element</u> matches any of the one or more temporary register identifications.

- 3. (Original) The method of Claim 2, further comprising the step of initiating execution of the instruction.
- 4. (Original) The method of Claim 3, further comprising the step of verifying whether a destination operand of the instruction is a temporary register.
- 5. (Original) The method of Claim 4, wherein the destination operand is not a temporary register.
- 6. (Currently Amended) The method of Claim 5, further comprising the step of writing a null value into a first pipeline <u>storage location</u> of the set of one or more temporary register pipeline[s]<u>storage locations</u>.
- 7. (Original) The method of Claim 4, wherein the destination operand is a temporary register.
- 8. (Currently Amended) The method of Claim 7, further comprising the step of writing an identification corresponding to the destination operand into a first pipeline storage location of the set of one or more temporary register pipeline[s]storage locations.

- 9. (Currently Amended) The method of Claim 1, wherein the content in all except the last of the set of one or more temporary register pipeline[[s]]storage locations is shifted to the next pipeline storage location at the beginning of each clock cycle.
- 10. (Currently Amended) The method of Claim 9, wherein the content of the last pipeline storage location of the set of one or more temporary register pipeline[[s]]storage locations is released at the beginning of each clock cycle.
- 11. (Currently Amended) The method of Claim 1, wherein at least one of the one or more source operand identifications at the thread control element matches one of the one or more temporary register identifications.
- 12. (Original) The method of Claim 11, further comprising the step of prohibiting execution of the instruction.
- 13. (Currently Amended) The method of Claim 12, further comprising the step of comparing the one or more source operand identifications at the thread control element to the one or more temporary register identifications at the beginning of each clock cycle until none of the one or more source operand identifications matches any of the one or more temporary register identifications.
- 14. (Original) The method of Claim 13, further comprising the step of verifying whether a destination operand of the instruction is a temporary register.

- 15. (Original) The method of Claim 14, wherein the destination operand is not a temporary register.
- 16. (Currently Amended) The method of Claim 15, further comprising the step of writing a null value into a first pipeline storage location of the set of one or more temporary register pipeline [[s]] storage locations.
- 17. (Original) The method of Claim 14, wherein the destination operand is a temporary register.
- 18. (Currently Amended) The method of Claim 17, further comprising the step of writing an identification corresponding to the destination operand into a first pipeline storage location of the set of one or more temporary register pipeline[[s]] storage locations.
- 19. (Currently Amended) A method of monitoring and controlling instruction dependency for microprocessor systems, the method comprising:
  - a) fetching an instruction at a thread control element;
- b) receiving an instruction request at an arbiter, wherein the instruction request is issued from the thread control element;
- c) comparing one or more source operand identifications of the instruction <u>at the</u>

  <u>thread control element to one or more temporary register identifications</u>, wherein each of

the one or more temporary register identifications is stored in a temporary register identification pipeline <u>storage location</u> of a set of one or more temporary register identification pipeline[[s]] <u>storage locations</u>;

- d) verifying whether any of the one or more source operand identifications matches any of the one or more temporary register identifications; [[and]]
- e) in response to a match of the source operand identification and the temporary register identification, prohibiting the instruction held in the corresponding thread control element from executing in that clock cycle, wherein the match corresponds to instruction dependency;
- $[[e]]\underline{f}$  if none of the one or more source operand identifications matches any of the one or more temporary register identifications:
  - [[e]]f1)verifying whether a destination operand of the instruction is a temporary register; and
    - [[e]]f2)if the destination operand of the instruction is a temporary register:
  - writing an identification corresponding to the destination operand into a first pipeline <u>storage location</u> of the set of one or more temporary register pipeline[[s.]] <u>storage locations</u>;
    - f3) if the destination operand of the instruction is not a temporary register: writing a null value into a first pipeline storage location of the set of one or more temporary register pipeline storage locations.

- 20. (Original) The method of Claim 19, further comprising the step of initiating execution of the instruction.
  - 21. (Cancelled)
- 22. (Currently Amended) The method of Claim 19, if at least one of the one or more source operand identifications at the thread control element matches one of the one or more temporary register identifications in step [[e]]f), further comprising the steps of: prohibiting the execution of the instruction;

reiterating step d) until none of the one or more source operand identifications matches any of the one or more temporary register identifications; and verifying whether a destination operand of the instruction is a temporary register.

- 23. (Original) The method of Claim 22, wherein the destination operand is a temporary register.
- 24. (Currently Amended) The method of Claim 23, further comprising the step of writing an identification corresponding to the destination operand into a first pipeline storage location of the set of one or more temporary register pipeline[[s]] storage locations.
- 25. (Original) The method of Claim 22, wherein the destination operand is not a temporary register.

- 26. (Currently Amended) The method of Claim 25, further comprising the step of writing a null value into a first pipeline <u>storage location</u> of the set of one or more temporary register pipeline[[s]]<u>storage locations</u>.
- 27. (Currently Amended) The method of Claim 19, wherein the content in all except the last of the set of one or more temporary register pipeline[[s]] storage locations is shifted to the next pipeline storage location at the beginning of each clock cycle.
- 28. (Currently Amended) The method of Claim 27, wherein the content of the last pipeline storage location of the set of one or more temporary register pipeline[[s]] storage locations is released at the beginning of each clock cycle.
- 29. (Currently Amended) A system for instruction dependency monitor and control, comprising:

a set of one or more thread control elements for fetching instructions;

a set of one or more comparing elements, wherein each of the one or more comparing elements is coupled to a corresponding thread control element in the set of one or more thread control elements; and

a set of one or more temporary register identification pipeline[[s]] storage locations, wherein the one or more temporary register identification pipeline[[s]] storage locations are coupled to the one or more comparing elements.

- 30. (Original) The system of Claim 29, further comprising an instruction buffer coupled to the one or more thread control elements.
- 31. (Currently Amended) The system of Claim 30, further comprising an arbiter, wherein the arbiter is coupled to the one or more thread control elements, the one or more comparing elements, and the one or more temporary register identification pipeline[[s]] storage locations.
- 32. (Original) The system of Claim 31, further comprising an arithmetic logic unit (ALU) coupled to the arbiter.
- 33. (Original) The system of Claim 32, further comprising a set of one or more input data buffers coupled to the arbiter, wherein each input data buffer corresponds to a thread control element of the one or more thread control elements.
- 34. (Currently Amended) The system of Claim 33, further comprising a set of one or more temporary register buffers coupled to the arbiter, wherein each temporary register buffer corresponds to a thread control element[[s]] of the one or more thread control elements.
- 35. (Currently Amended) A system for instruction dependency monitor and control, comprising:

a set of one or more thread control elements for fetching instructions;

a set of one or more comparing elements, wherein each of the one or more comparing elements is coupled to a corresponding thread control element in the set of one or more thread control elements;

a set of one or more temporary register identification pipeline[[s]] storage locations, wherein the one or more temporary register pipeline[[s]] storage locations are coupled to the one or more comparing elements, and

an arbiter coupled to the thread control elements, the comparing elements, and the temporary register pipeline[[s]] storage locations in each stage of a pipeline or pipelines.